skip to main |
skip to sidebar
This is a design schematic circuit diagram for parameters of nonlinear delayed
circuit. This circuit is based on LM 324 as brain of the controller. The nonlinearity is built up of the transistor T 1 , the
adjustable amplifier OA 1 and the resistors R 2-R 7. Electronic components:
delay line: bucket brigade line MN 3011 with 3328 stages, triggered by MN 3101
(both National Panasonic); OA 1 :LM 324N; C = 660 pF; R 1 = 470 k,R 2 = 100 k
lin., R 3 = 22 k, R 4 = 4.7k,R 5 = 10 k,R 6 = 1k,R 7 = 47 k;T 1 BC 238C. This
the figure of the circuit schematic.
We
propose a method for the estimation of parameters of nonlinear delayed feedback
systems from a time series. Being based on the multiple shooting approach it is
fairly robust against high levels of observation noise and yields precise
parameter estimates.
